# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



## MITSUBISHI MICROCOMPUTERS M35071-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **DESCRIPTION**

The M35071-XXXSP/FP is a character pattern display control IC can display on the CRT display the liquid crystal display and the plasma display. It can display 2 pages (24 characters X 12 lines per 1 page) at the same time. It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35071-XXXSP) or a 20-pin shrink SOP package (M35071-XXXFP).

For M35071-002SP/FP that is a standard ROM version of M35071-XXXSP/FP respectively, the character pattern is also mentioned.

#### **FEATURES**


Screen composition	
Character sizes available	4 (vertic al) X 2 (horizontal)
<ul> <li>Display locations available</li> </ul>	
Horizontal direction	2007 locations
Vertical direction	1023 locations
Blinking	Character units
Cycle: division of vertical synchr Duty: 25%, 50%, or 75%	onization signal into 32 or 64
• Data input By the	e I <sup>2</sup> C-BUS serial input function
<ul><li>Coloring</li></ul>	
Character color	Character unit
Background coloring	Character unit
Border (shadow) coloring	8 colors (RGB output)
	Specified by register
Raster coloring	8 colors (RGB output)
	Specified by register
● Blanking	Character size blanking
	Border size blanking
	Matrix-outline blanking
	All blanking (all raster area)

## Output ports

- 4 shared output ports (toggled between RGB output)
- 4 dedicated output ports
- Display RAM erase function
- Display input frequency range ...... Fosc = 20MHz to 90MHz
- Horizontal synchronous input frequency
- ......H.sync = 15 kHz to 130 kHz
- Display oscillation stop function

#### **APPLICATION**

CRT display, Liquid crystal display, Plasma display




#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **PIN DESCRIPTION**

Pin Number	Symbol	Pin name	Input/ Output	Function
1	CPOUT	Filter output	Output	Filter output. Connect loop filter to this pin.
2	VSS2	Earthing pin	-	Connect to GND.
3	ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
4	TEST	Test input	Input	Test pin. Connect to +5V.
5	SCL	Clock input	Input	SDA pin serial data is taken in when SCL rises. Hysteresis input.
6	SDA	Data I/O	I/O	This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal. Hysteresis input. Nch opendrain output.
7	тск	External clock	Input	This is the pin for external clock input.
8	VDD1	Power pin	-	Please connect to +5V with the power pin.
9	P6	Port P6 output	Output	This is the output port.
10	P7	Port P7 output	Output	This is the output port.
11	Vss1	Earthing pin	_	Please connect to GND using circuit earthing pin.
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.
14	P2	Port P2 output	Output	This is the output port.
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.
16	P4	Port P4 output	Output	This is the output port.
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.
18	HOR	Horizontal synchro- nous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.
19	VERT	Vertical synchro- nous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.
20	VDD2	Power pin	-	Please connect to +5V with the power pin.





#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **MEMORY CONSTITUTION**

Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address 12016 to 12816) are set to "0" when the  $\overline{AC}$  pin level is "L". And then, RAM is not erased and be undefinited. This memory is consisted of 2

pages: page 0 memory and page 1 memory (their addresses are common), page controlled by DAF bit of each address when writing data. For detail, see "Data input". Memory constitution is shown in Figure 1 and 2.

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
00116	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
		1 1	ackgrour		Blink- ing	Cha	Character color				ı	Charact	er code			
11E <sub>16</sub>	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
12016	0	EXCK0	VJT	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
12116	0	RSEL0	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
12216	0	RSEL1	SPACE2	SPACE1	SPACE0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12316	0	EXCK1	TEST3	TEST2	TEST1	TEST0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	0	TEST9	TEST5	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	0	TEST10	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	0	POPUP	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	0	MODE0	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	0	MODE1	BLINK2	BLINK1	BLINK0	DSPON	STOP	RAMERS	SYAD	BLK1	BLK0	POLH	POLV	VMASK	B/F	BCOL

Fig. 1 Memory constitution (page 0 memory)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
00116	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
:	:	1 1	ackgrour coloring	I .	Blink- ing	Cha	racter co	olor	i		(	Characte	er code			
11E16	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
11F16	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
12016	1	-	_	_	-	-	_	_	-	-	_	_	_	_	-	-
12116	1	-	_	_	-	-	_	-	-	-	_	-	-	-	-	-
12216	1	-	SPACE2	SPACE1	SPACE0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12316	1	-	TEST3	TEST2	TEST1	TEST0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	1		_	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	1	-	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	1	-	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	1	-	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	1	-	BLINK2	BLINK1	BLINK0	DSPON	TEST13	RAMERS	SYAD	BLK1	BLK0	_	_	-	-	BCOL

Fig. 2 Memory constitution (page 1 memory)

Note: Page 0 and page 1 registers are found in their respective pages. For example, HP10 to HP0 of the page 0 memory sets the horizontal display start position of page 0, whereas HP10 to HP0 (same register name) of the page 1 memory sets the horizontal display start position of page 1. Also, registers common to both page 0 and page 1 are found only in the page 0 memory. For example, PTC0 is the control register of the P0 pin and is found only in the page 0 memory.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **SCREEN CONSTITUTION**

The screen lines and rows are determined from each address of the display RAM (page 0 and page 1 are common). The screen constitution is shown in Figure 3.

Row	ı		l		l			l	l			l		l					l					
Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B <sub>16</sub>	01C16	01D16	01E16	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04B16	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07316	07416	07516	07616	07716
6	07816	07916	07A16	07B16	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08B16	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	0B616	0B716	0B816	0B916	0BA16	0BB16	0BC16	0BD16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	0DE16	0DF16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	0F116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	0FF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B <sub>16</sub>	10C16	10D16	10E16	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B <sub>16</sub>	11C16	11D16	11E <sub>16</sub>	11F16

\* The hexadecimal numbers in the boxes show the display RAM address.

Fig. 3 Screen constitution



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY RAM**

Address 00016 to 11F16

DA	Register					Contents		Remarks
	rtogistor	Status				Function		Tomano
0	00	0	Sot tho	dianlava	4 BOM .	abaraatar aada		Set display character
0	C0	1	Set the	uispiaye	u KOW (	character code.		Set display character
		0	To write	data in	to nage	0 (Note 2) select th	e data from the ROM	
1	C1	1	characte	ers (256	types) f	for page 0 and set th	e character code. To	
		0	write da types) fo			o the same from the	ROM characters (128	
2	C2	1	, ,	1 0				
		0						
3	С3							
		1						
4	C4	0						
		1						
5	C5	0						
		1						
6	C6	0						
		1						
_		0	It should	d to be fi	xed to "(	" to C7 when page 1	setting (Note 3).	
7	C7	1						
		0	В	G	R	Color		Set character color (character unit)
8	R	1	0	0	0	Black		Set character color (character unit)
		0	0	0	0	Red Green		
9	G	1	0	1	1	Yellow		
		0	1	0	0	Blue Magenta		
А	В		1	1	0	Cyan		
		1			1	White	<u> </u>	Cot blinking
В	BLINK	0	Do not b					Set blinking See register BLINK2 to BLINK0 (ad-
		1	Blinking					dress12816)
С	BR	0	BB	BG 0	BR	Color		Set character background
-		1	0	0	0	Black Red		(character unit)
D	BG	0	0	1	0	Green Yellow		
	DG	1	1	0	0	Blue		
		0	1	0	1 0	Magenta Cyan		
E	BB	1	1	1	1	White		

Notes 1. The display RAM is undefined state at the  $\overline{AC}$  pin.

- 2. The display RAM consists of 2 pages, page 0 and page 1 (common address). The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. However, set "1" only when using the "FF16" blank code as the text code.



#### **REGISTERS DESCRIPTION**

(1) Address 120<sub>16</sub>

			Contents	
DA	Register	Status	Function	Remarks
0	DIV0 (Note 3)	1	Set division value (multiply value) of horizontal oscillation frequency.	Set display frequency by division value (multiply value) setting. For details, see REGISTER
1	DIV1 (Note 3)	1	$N1 = \sum_{n=0}^{10} (DIVn \times 2^n)$	SUPPLYMENTARY DESCRIPTION (1).
2	DIV2 (Note 3)	1	N1 : division value (multiply value)	Also, set the display frequency range by registers DIVS0, DIVS1(address 12016), RSEL0(address 12116) and RSEL1(address 12216) in accordance
3	DIV3 (Note 3)	1		with the display frequency.  Any of this settings above is required
4	DIV4 (Note 3)	1		only when EXCK1 = 0, EXCK0 = 1 and EXCK1 = 1, EXCK0 = 1.
5	DIV5 (Note 3)	1		
6	DIV6 (Note 3)	1		
7	DIV7 (Note 3)	1		
8	DIV8 (Note 3)	1		
9	DIV9 (Note 3)	1		
А	DIV10 (Note 3)	1		
В	DIVS0 (Note 3)	1	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION (2).	Set display frequency range.
С	DIVS1 (Note 3)	1		
D	VJT (Note 3)	1	It is used to "0A", normally.  Alleviates continuous vertical jitters.	
E	EXCK0 (Note 3)	1	EXCK1 EXCK0 Display clock input  0 0 External synchronous (external clock)  0 1 Internal synchronous  1 0 Do not set  1 1 External synchronous (internal clock)	Display clock setting See REGISTER SUPPLYMENTARY DESCRIPTION (1) EXCK1 : address12316

Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (2) Address 121<sub>16</sub>

DA	Register		Contents	Remarks
DA	_	Status	Function	Remarks
0	PTC0 (Note 3)	0	P0 output (port P0).	P0 pin output control.
	(Note 3)	1	BLNK0 output.	
1	PTC1	0	P1 output (port P1).	P1 pin output control.
	(Note 3)	1	R signal output.	
2	PTC2	0	P2 output (port P2).	P2 pin output control.
	(Note 3)	1	Can not be used.	
3	PTC3	0	P3 output (port P3).	P3 pin output control.
	(Note 3)	1	G signal output.	
4	PTC4	0	P4 output (port P4).	P4 pin output control.
	(Note 3)	1	Can not be used.	
5	PTC5	0	P5 output (port P5).	P5 pin output control.
_	(Note 3)	1	B signal output.	
6	PTD0	0	"L" output or negative polarity output (BLNK0 output).	P0 pin data control.
· ·	(Note 3)	1	"H" output or positive polarity output (BLNK0 output).	
7	PTD1	0	"L" output or negative polarity output (R signal output).	P1 pin data control.
	(Note 3)	1	"H" output or positive polarity output (R signal output).	
8	PTD2	0	"L" output.	P2 pin data control.
	(Note 3)	1	"H" output.	
9	PTD3	0	"L" output or negative polarity output (G signal output).	P3 pin data control.
9	(Note 3)	1	"H" output or positive polarity output (G signal output).	
А	PTD4	0	"L" output.	P4 pin data control.
Α	(Note 3)	1	"H" output.	
-	PTD5	0	"L" output or negative polarity output (B signal output).	P5 pin data control.
В	(Note 3)	1	"H" output or positive polarity output (B signal output).	
С	PTD6	0	"L" output.	P6 pin data control.
C	(Note 3)	1	"H" output.	
	PTD7	0	"L" output.	P7 pin data control.
D	(Note 3)	1	"H" output.	
F	RSEL0	0	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION	Set display frequency range.
E	E RSEL0 (Note 3)	1	(2).	

Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

D.4			Contents	
DA	Register	Status	Function	Remarks
0	HP0	0	If HS is the horizontal display start location,	Horizontal display start location is specified using the 11 bits from HP10
		1	$HS = T \times (\sum_{n=0}^{10} 2^n HP_n + 6)$	to HP0. HP10 to HP0 = (000000000002) and
1	HP1	0	T : Period of display frequency	(000001001112) setting is forbidden.
		1	2007 settings are possible.	
2	HP2	0		
		1	HOR	
3	HP3	0		
		1	L	
4	HP4	0		
		1	<->	
5	HP5	1	HS* Display area	LIO* (shawa laft) ahawa hasisaatal
	6 HP6	0		HS* (shown left) shows horizontal display start location that is register B.
6		1		(address 12816) = 0 is set.
		0		
7	HP7	1		
8	HP8	0		
0	1110	1		
9	HP9	0		
9	прэ	1		
Α	HP10	0		
		1		
В	SDACEO	0	SPACE Number of Lines and Space <(S) represents space>	Leave one line worth of space in the ve tical direction.
Ь	SPACE0	1	0 0 0 12	For example, 6 (S) 6 indicates two se
		0	0 0 1 1 (S) 10 (S) 1 0 1 0 2 (S) 8 (S) 2	of 6 lines with a line of spaces between lines 6 and 7.
С	SPACE1		0 1 1 3 (S) 6 (S) 3	A line is 18 × N horizontal scan lines. N is determined by the character size
		1	1 0 0 4 (S) 4 (S) 4 1 0 1 5 (S) 2 (S) 5	the vertical direction
D	SPACE2	0	1 1 0 6 (S) 6	
D	OI AULZ	1	1 1 1 6 (S)(S) 6 (S) represents one line worth of spac	
		0	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION	Set display frequency range.
E RSEL1 (Note 3)	1	(2).		

Notes 1. The mark ○ around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### (4) Address 123<sub>16</sub>

DA	Register		Contents	Demailie
	Register	Status	Function	Remarks
0	VP0	1	If VS is the vertical display start location,	The vertical start location is specified using the 10 bits from VP9 to VP0.  VP9 to VP0 = (00000000002) setting is
			$VS = H \times \sum_{n=0}^{\infty} 2^{n} VPn$	forbidden.
1	VP1	0	H: Cycle with the horizontal synchronizing pulse	
		1	1023 settings are possible.	
2	VP2	0		
		1	HOR	
3	VP3	0		
		1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
4	VP4	0		
		1	HS* Display area	
5	VP5	1	HS ↑ Display area	HS* (shown left) shows horizontal
		0		display start location that is register B/F (address 12816) = 0 is set.
6	VP6	1		
7	VP7	0		
,		1		
8	VP8	0		
		1		
9	VP9	0		
		1		
A	TEST0	0	It should be fixed to "0".	
		1	Can not be used.	
В	TEST1	0	It should be fixed to "0".	
		1	Can not be used.	
С	TEST2	0	It should be fixed to "0".	
		1	Can not be used.	
D	TEST3	1	It should be fixed to "0".	_
			Can not be used.	
E	EXCK1 (Note 3)	1	For setting, see Register EXCK0 (address 12016).	Display clock setting
	(	<u> </u>	<u> </u>	

Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1"



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (5) Address 124<sub>16</sub>

DA	Denistan				Contents		
DA	Register	Status			Function		Remarks
0	DSP0	0	The display r	mode (blai	nking mode) for line	e n on the display	Sets the display mode of line 1.
		1		•	e, using DŚPn (n :	•	
1	DSP1	0	The display r BLK1 and BL	node is de ₋K0 (addre	etermined by the co ess 12816). Settings	ombination of registers s are given below.	Sets the display mode of line 2.
'	D31 1	1					Coto ano dioptay mode of ano 1
	DODO	0	BLK1	BLK0	DSPn= "0" Matrix-outline border	DSPn= "1"	Sate the display made of line 2
2	DSP2	1	0	0 1	Character	Matrix-outline Border	Sets the display mode of line 3.
		0	1 1	0 1	Border Matrix-outline	Matrix-outline Character	
3	DSP3	1			(At r	egister BCOL = "0")	Sets the display mode of line 4.
		0					
4	DSP4		For detail, se	e DISPLA	Y FORM1(1).		Sets the display mode of line 5.
		1					
5	DSP5	0					Sets the display mode of line 6.
		1					
6	DSP6	0					Sets the display mode of line 7.
		1					
7	DSP7	0					Sets the display mode of line 8.
		1					
8	DSP8	0					Sets the display mode of line 9.
		1					
9	DSP9	0					Sets the display mode of line 10.
	DOI 9	1					Colo ino display mode of into 101
	DSP10	0					Sets the display mode of line 11.
A	DSF10	1					Octo the display mode of line 11.
	DOD::	0					Coto the display made of the 40
В	DSP11	1					Sets the display mode of line 12.
		0	It should be f	ixed to "0"			
С	TEST4	1	Can not be u	sed.			
		0	It should be f	ixed to "0"			
D	TEST5 (Note 3)	1	Can not be u	sed.			
		0	Can not be u	sed.			
E	TEST9 (Note 3)	1	It should be f	ixed to "1"			
							· · · · · · · · · · · · · · · · · · ·

Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (6) Address 125<sub>16</sub>

DA	Register		Contents	Devede
	Register	Status	Function	Remarks
0	LIN2	0	The vertical dot size for line n in the character dot lines (18 vertical	Character size setting in the vertical direction for the 2nd line.
1	LIN3	0 1	lines) is set using LINn (n = 2 to 17).  Dot size can be selected between 2 types for each dot line.	Character size setting in the vertical direction for the 3rd line.
2	LIN4	0	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Character size setting in the vertical direction for the 4th line.
3	LIN5	0	LINn = "0"   LINn = "1"	Character size setting in the vertical direction for the 5th line.
4	LIN6	1	line   and VSZ2L1   and VSZ2H1	Character size setting in the vertical direction for the 6th line.
5	LIN7	1		Character size setting in the vertical direction for the 7th line.
6	LIN8	1		Character size setting in the vertical direction for the 8th line.
7	LIN9	1		Character size setting in the vertical direction for the 9th line.
8	V1SZ0	1	H: Cycle with the horizontal synchronizing pulse  V1SZ1 V1SZ0 Vertical direction size 0 0 1H/dot	Character size setting in the vertical direction for the 1st line. (display monitor 1 to 12 line)
9	V1SZ1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	
А	VSZ1L0	0 1	H: Cycle with the horizontal synchronizing pulse    VSZ1L1   VSZ1L0   Vertical direction size   0   0   1H/dot	Character size setting in the vertical direction (display monitor 1 line) at "0" state in register LIN2 to LIN17
В	VSZ1L1	1	0         1         2H/dot           1         0         3H/dot           1         1         4H/dot	(address 12516, 12616).
С	VSZ1H0	1	H: Cycle with the horizontal synchronizing pulse    VSZ1H1   VSZ1H0   Vertical direction size   0   0   1H/dot	Character size setting in the vertical direction (display monitor 1 line) at "1" state in register LIN2 to LIN17
D	VSZ1H1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	(address 12516, 12616).
E	TEST10	0	It should be fixed to "0".	
	(Note 3)	1	Can not be used.	

- Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

  2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
  - 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (7) Address 126<sub>16</sub>

DA	Register		Contents	Remarks
	regiotor	Status	Function	Remarks
0	LIN10	0		Character size setting in the vertical
		1	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	direction for the 10th line.
		0		Character aire potting in the vertical
1	LIN11	1	Dot size can be selected between 2 types for each dot line.	Character size setting in the vertical direction for the 11th line.
			For dot size, see the below registers. Line 1 and lines 2 to 12 can	
2	LIN12	0	be set independent of one another.	Character size setting in the vertical direction for the 12th line.
		1	LINn = "0"   LINn = "1"	and other for the figure into
3	LIN13	0	1st line Refer to VSZ1L0 Refer to VSZ1H0	Character size setting in the vertical
		1	and VSZ1L1 and VSZ1H1  2nd to 12th Refer to VSZ2L0 Refer to VSZ2H0	direction for the 13th line.
		0	line and VSZ2L1 and VSZ2H1	Character size setting in the vertical
4	LIN14	1		direction for the 14th line.
		_		
5	LIN15	0		Character size setting in the vertical direction for the 15th line.
		1		
6	LIN16	0		Character size setting in the vertical
		1		direction for the 16th line.
	7 110147			Character size setting in the vertical
7	LIN17	1		direction for the 17th line.
		0	H: Cycle with the horizontal synchronizing pulse	
8	V18SZ0	1	V18SZ1 V18SZ0 Vertical direction size	Character size setting in the vertical direction for the 18th line.
			0 0 1H/dot	(display monitor 1 to 12 line)
9	V18SZ1	0	0 1 2H/dot 1 0 3H/dot	
		1	1 1 4H/dot	
Α	VSZ2L0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical
, ,	. 32220	1	VSZ2L1 VSZ2L0 Vertical direction size 0 0 1H/dot	direction (display monitor for 2 to 12 line) at "0" state in register LIN2 to
		0	0 1 2H/dot	LIN17 (address 12516, 12616).
В	VSZ2L1	1	1 0 3H/dot 1 1 4H/dot	
С	VSZ2H0	0	H: Cycle with the horizontal synchronizing pulse  VSZ2H1 VSZ2H0  Vertical direction size	Character size setting in the vertical
		1	0 0 1H/dot	direction (display monitor for 2 to 12
D	VSZ2H1	0	0 1 2H/dot 1 0 3H/dot	line) at "0" state in register LIN2 to LIN17 (address 12516, 12616).
_		1	1 1 4H/dot	
E	POPUP	0	Page 1 priority display	Sets the priority page for when 2 pages are displayed at the same time. The setting is

- Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.
  - 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
  - 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address 127<sub>16</sub>

(8) Addres	55 12716			Conte	nts	
DA	Register	Status			unction	Remarks
		0				
0	RR		RB   RG   0   0	RR 0	Color	Sets the raster color of all blankings.
		1	0 0	1	Red	
1	DC	0	0 1	0	Green Yellow	
'	RG	1	1 0	0	Blue	
		0	1 0	0	Magenta Cyan	
2	RB		1 1	1	White	
		1				
		0	FB FG	FR	Color	Sets the blanking color of the Border
3	FR	1	0 0	0	Black	size, or the shadow size.
			0 0	1 0	Red Green	
4	FG	0	0 1	1	Yellow	
		1	1 0	0	Blue Magenta	
		0	1 1	0	Cyan	
5	FB		1 1	1	White	
		1				
6	TEST6		It should be fixed to	"0".		
	12310	1	Can not be used.			
7	TEST7	0	It should be fixed to	"0".		
		1	Can not be used.			
8	TEST8	0	It should be fixed to	"0".		
		1	Can not be used.			
9	BETA14	0	Matrix-outline displa	ay (12 × 18	dot)	
	DETAIT	1	Matrix-outline displa	ay (14 × 18	dot)	
A		0		ntal direction	size	Character size setting in the horizontal direction for the first line.
^	HSZ10	1	0	1T/dot 2T/dot		T : Display frequency cycle
_		0	It should be fixed			
В	TEST11	1	Can not be used.			
		0	HSZ20 Horizor	ntal direction	size	
С	HSZ20	1	0	1T/dot 2T/dot		
	TEOTAS	0	It should be fixed	to "0".	<del></del>	Character size setting in the horizontal
D	TEST12	1	Can not be used.			direction for the 2nd line to 12th line.  T: Display frequency cycle
		0	MODE1 MODE0	Display m Standard.(N		Sets the display mode for when 2 pages
E	MODE0 (Note 3)	1	0 0 0 1 1 0	AND EXOR		are displayed at the same time. See "DISPLAY FORM 2". MODE1(address12816).
			1 1	OR		IVIODE I (additess 12016).



Notes 1. The mark or around the status value means the reset status by the "L" level is input to ĀC pin.

2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.

3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

4. 2 way settings are available by POPUP (address 12616).

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (9) Address 128<sub>16</sub>

DA Register			Contents	Remarks	
	rtegiotei	Status	Function	Remarks	
0	BCOL	0	Blanking of BLK0, BLK1	Sets all raster blanking	
		1	All raster blanking		
1	B/F	0	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal	
	(Note 3)	1	Synchronize with the trailing edge of horizontal synchronization.	synchronazation signal.	
2	VMASK	0	Do not mask by VERT input signal	Set mask at phase comparison	
	(Note 3)	1	Mask by VERT input signal	operating.	
3	POLV	0	VERT pin is negative polarity	Set VERT pin polarity.	
	(Note 3)	1	VERT pin is positive polarity		
4	POLH	0	HOR pin is negative polarity	Set HOR pin polarity.	
-	(Note 3)	1	HOR pin is positive polarity		
5	BLK0	0	BLINK1 BLINK0 Blanking mode	Set blanking mode.	
3	BLKU	1	0 0 Matrix-outline size	See "DISPLAY SHAPE 2".	
	DUKA	0	0         1         Character size           1         0         Border size		
6 BLK1		1	1 1 Matrix-outline size (When DSPn (address 12416) = "0")		
_			Border display of character	See "DISPLAY FORM1 (2)".	
7	SYAD	1	Shadow display of character	-	
8	RAMERS	0	RAM not erased	There is no need to reset because	
O	KAWEKS	1	RAM erased	there is no register for this bit.	
9	STOP	0	Oscillation of clock for display	It is a test bit (TEST13) in the page 1	
Ü	0101	1	Stop the oscillation of clock for display	register, therefore fix it to "0".	
A	DSPON	0	Display OFF		
	201 011	1	Display ON		
В	BLINK0	0	BLINK Duty	Set blinking duty ratio.	
	PEHALLO	1	1 0 0 Blinking OFF		
С	BLINK1	0	0 1 25% 1 0 50%		
C	DLINKT	1	1 1 75%		
D	BLINK2	0	Divided into 64 of vertical synchronous signal	Set blinking frequency.	
5	DLINKZ	1	Divided into 32 of vertical synchronous signal		
_	MODE	0	For setting, see MODE0 (address 12716).	Sets the display mode for when 2	
E	(Note 3)	1		pages are displayed at the same time	
E	MODE1	0	, , , , , , , , , , , , , , , , , , ,		

Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### REGISTER SUPPLEMENTARY DESCRIPTION

- (1) Setting external clock input and display frequency mode Setting external clock input and display frequency mode (by use of EXCK0 (12016), EXCK1 (12316) and DIV10 to DIV0 (12016), as explained here following.
  - (a) When (EXCK1, EXCK0) = (0, 0) ......External synchronous 1 (External clock display) ... Fosc = 20 to 70 MHz Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant period continuous horizontal synchronous signal. Never stop inputting the clock while displaying. Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.
  - (b) When (EXCK1, EXCK0) = (0, 1) ......Internal synchronous... Fosc = 20 to 90 MHz
    Clock input from the TCK pin is unnecessary. The multiply clock of the internally generated horizontal synchronous signal is used as the display clock.
    The display frequency is set by setting the multiply value of the horizontal synchronous frequency (of the display frequency) in DIV10 to DIV0 (address 12016). Also, set the display frequency range. (See the next page.)
    Display frequency is calculated using the below expression.

Display frequency = Horizontal synchronous frequency x

Multiply value

- (c) When (EXCK1, EXCK0) = (1, 0) ...... Setting disabled
- (d) When (EXCK1, EXCK0) = (1, 1) ......External synchronous 2 (Internal oscillation clock display) ... Fosc = 20 to 90 MHz Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant-period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying. An internal clock which is in sync with the external input clock is used as the display clock.

Because the display frequency equals the external clock frequency, set N1 (division value) that satisfies the below expressions to DIV10 to DIV0 (address 12016) for make the display frequency is equal to the external clock frequency.

N1 = external clock frequency / horizontal synchronous frequency

$$N1 = \sum_{n=0}^{10} 2^n DIV_n$$

Also, set the display frequency range. (See the next page.)




Fig. 4 Example of external clock input

#### (2) To set display frequency range

Whenever setting display frequency (when EXCK1 = "0", EXCK0 = "1", or EXCK1 = "1", EXCK0 = "1"), always set the display frequency range in accordance with the display frequency. This range is set from DIVS0, DIVS1 (address 12016), RSEL0 address 12116) and RSEL1 (address 12216). Frequency ranges are given here below.

RSEL1	RSEL0	DIVS1	DIVS0	Display frequency range (MHz)
1	1	0	0	87.0 to 90.0
1	0	0	0	67.0 to 87.0
0	1	0	0	54.0 to 67.0
1	0	0	1	47.0 to 54.0
0	0	0	0	40.0 to 47.0
1	0	1	0	34.0 to 40.0
0	0	0	1	30.0 to 34.0
0	1	1	0	26.0 to 30.0
1	0	1	1	23.0 to 26.0
0	0	1	0	20.0 to 23.0

#### (3) Notes on setting display frequency

To change external clock (display) frequency or horizontal synchronization frequency, always use the following procedures.

To set EXCK1 = "0", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12816) = "0"
- (b) Set the display frequency. ... Set from DIV10 to DIV0, DIVS0, DIVS1 (address 12016), RSEL0 (address 12116) and RSEL1 (address 12216).
- (c) Wait 20 ms while the horizontal synchronization signal is being input.
- (d) Turn the display ON. ... DSPON (address 12816) = "1"

To set EXCK1 = "1", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12816) = "0"
- (b) Set the display frequency. ... Set from DIV10 to DIV0, DIVS0, DIVS1 (address 12016), RSEL0 (address 12116) and RSEL1 (address 12216).
- (c) Wait 20 ms while the horizontal synchronization signal and external clock are being input.
- (d) Turn the display ON. ... DSPON (address 12816) = "1"

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM 1**

M35071-XXXSP/FP has the following four display forms.

(1) Blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background  $12 \times 18$  dot.

All blanking size

: When set register BCOL to "1", all raster area is blanking.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0 (address 12816), DSP0 to DSP11 (address 12416).

	51166	DLIG	Line of D	SPn = "0"	Line of DSPn = "1"		
BCOL	BLK1	BLK0	Display mode	Blanking mode	Display mode	Blanking mode	
	0	0	All matrix-outline border display	All matrix-outline size	All matrix-outline display	All matrix-outline size	
0	0	1	Character display	Character size	Border display	Border size	
	1	0	Border display	Border size	All matrix-outline display	All matrix-outlinesize	
	1	1	All matrix-outline display	All matrix-outline size	Character display	Character size	
	0	0	All matrix-outline border display		All matrix-outline display		
_			Character display		Border display		
1			Border display	All blanking size	All matrix-outline display	All blanking size	
	1	1	All matrix-outline display		Character display		




Fig. 5 Display form



#### (2) Shadow display

When border display mode, if set SYAD (address 12816) = "0" to

"1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG or BB of display RAM or by register FR, FG and FB (address 127<sub>16</sub>).




Fig. 6 Border and shadow display

#### **DISPLAY FORM 2**

This IC can display both page 0 and page 1 at the same time.

Page 0: Set the DAF bit in each addresses to "0".

Page 1: Set the DAF bit in each addresses to "1".




Fig. 7 Example of 2 pages display

Example 1: Display position, display size, color, etc., can be freely set for each page, and the 2 pages can be displayed on top of each other or side-by-side.

Example 2: When the display range of the 2 pages overlap on the monitor screen, they can be displayed in the 5 below ways using registers MODE0 (address 12716), MODE1 (address 12816) and POPUP (address 12616). (The POPUP register is effective only when MODE0 = "0" and MODE1 = "0".)

MODE1	MODE0	POPUP	Display mode
0	0	0	Standard (Page 1 priority)
	U	1	Standard (Page 0 priority)
0	1		AND
1	0		EXOR
1	1	_	OR

- (1) Standard (page 1 priority) ... Page 1 has priority in overlapping areas. Page 0 is not displayed in those areas.
- (2) Standard (page 0 priority) ... Page 0 has priority in overlapping areas. Page 1 is not displayed in those areas.
- (3) AND ...... In overlapping areas, the RGB output of the 2 pages is AND processed and output.
- (4) EXOR ....... In overlapping areas, the RGB output of the 2 pages is EXOR processed and output.
- (5) OR ...... In overlapping areas, the RGB output of the 2 pages is OR processed and output.



#### **CHARACTER FONT**

Images are composed on a 12  $\times$  18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF<sub>16</sub> is fixed as a blank without background. Therefore, cannot register a character font in this code.




Fig. 8 Example of border display



#### **DATA INPUT EXAMPLE**

Data of display RAM and display control registers can be set by the I<sup>2</sup>C-BUS serial input function. Example of data setting is shown in Figure 9 (at EXCK0 = "1", EXCK1 = "0" setting).

#### Data input example (M35071-XXXSP/FP) DAF Address/data DAE DAD DAC DAB DAA DA9 DA8 DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0 Remarks 200m sec hold System set up (Note 4) Address 12016 Address setting Data DIV10 DIV9 DIV6 DIV5 DIV4 DIV3 DIV2 DIV1 DIV0 Frequency value setting (Note2) DIVS1 DIVS0 DIV8 DIV7 Output setting Data RSEL0 PTD7 PTD6 PTD4 PTD2 Horizontal display location setting HP0 Data RSEL1 HP10 HP9 HP8 HP7 HP6 HP5 HP4 HP3 HP2 HP1 Data VP9 VP8 VP7 VP1 VP0 Vertical display location setting VP6 VP5 VP4 VP3 VP2 Data Display form setting Data Character size setting Character size setting Data Data O Ω O Color, character size setting Data POLHPOLV Page 0 display OFF Address 12216 Address setting HP1 HP2 HP0 Data HP10 HP9 HP8 HP7 HP6 HP5 HP4 HP3 Horizontal display location setting Data VP9 VP8 VP7 VP6 VP4 VP3 VP2 VP1 VP0 VP5 Vertical display location setting Data Display form setting Data Character size setting Data Character size setting Data Color, character size setting Data Page 1 display OFF 200m sec hold Be stable / Waiting time C0 Data BB BG BR BLINK В G R C7 C6 C5 C4 C3 C2 C1 Background Blink Character setting Character color Character code -ing Data 11F<sub>16</sub> BB BG BR В G R C7 C6 C5 C4 C3 C2 C1 C0 BLINK Address 00016 Data BR В G R C6 C5 C2 C1 C0 BB BG C4 C3 BLIN Background Blink Character color Character code Character setting -ing colorina 11F<sub>16</sub> Data BB BG BR BLINK В R C6 C5 C4 C3 C2 C1 C0 Address 12816 Address setting Page 1 display ON Data Display form setting (Note 3) Address 12816 Address setting Page 0 display ON POLH POLV Data Display form setting (Note 3)

Notes 1: The page in which data is written is controlled by the address. To write data into page 0, set "0". To write data into page 1, set "1".

Fig 9. Example of data setting



<sup>2:</sup> Input a continuous clock of constant period from the TCK pin. Also, input a horizontal synchronous signal into the HOR pin and a vertical synchronous signal into the VERT pin.

<sup>3 :</sup> Matrix-outline display in this data.

<sup>4:</sup> Secure the waiting time of 200ms after releasing AC, and set data from setting the display frequency (setting of the register).




Fig. 10 Example of the M35071-XXXSP/FP peripheral circuit (Internal synchronous. At EXCK1 = "0", EXCK0 = "1")




Fig. 11 Example of the M35071-XXXSP/FP peripheral circuit (External synchronous. At EXCK1 = "1", EXCK0 = "1")



#### **DATA INPUT**

#### (1) I2C-Bus communication function

This IC has a built-in data transmission interface which utilizes 2 unidirectional buses. In communications, this IC functions as a slave reception device.

The IC is synchronized with the serial clock (SCL) sent from the master device and receives the data (SDA). Communications are controlled from the start/stop states. Also, always input the control byte after attaining the start state.

The below chart shows the start/stop state and control byte configuration.




Fig. 12 Start state / Stop state




Fig. 13 Control byte configuration

- (2) Data input (Sequence)
  - (a) Addresses are consists of 16 bits.
  - (b) Data is consists of 16 bits.
  - (c) Addresses and data are communicated in 8-bit units. Input the lower 8 bits before the upper 8 bits. Make input from the MSB side.
  - (d) After the start state has been attained and the control byte (7CH) received, the next 16 bits (2 bytes) are for inputting the address. Addresses are increased in increments for every 16 bits (2 bytes) of data input thereafter. As a result, it is not necessary to input the address from the second data.

Note: During external synchronous, stop the external clock input from the TCK pin while inputting data.




Fig. 14 Data input sequence



#### **TIMING REQUIREMENTS**

#### Data input

			Lir				
Symbol	Parameter	Typ. mode		High-speed mode		Unit	Remarks
		Min.	Max.	Min.	Max.		
fclk	Clock frequency	0	100	0	400	KHz	
tHIGH	HIGH period of Clock	4000		600	-	ns	
tLOW	LOW period of Clock	4700		1300	-	ns	
45			1000	20+(Note)	300		
tR	SDA & SCL rise time	_	1000	0.1Св	300	ns	
	SDA & SCL fall time	_	300	20+(Note)	300	ns	
tF				0.1Св			
tHD: STA	Hold time at START status	4000	-	600	ı	ns	
tsu : STA	Set up time at START status	4700	_	600	_	ns	Only at START state repeating generation
tHD: DAT	Data input hold time	0	_	0	-	ns	
tsu : DAT	Data input setup time	250	_	100	_	ns	
tsu : STO	Set up time at STOP state	4000	_	600	ı	ns	
tBUF	Bus release time	4700	_	1300	-	ns	Time must be re- leased bus before next transmission
tSP	Input filter / spike suppress (SDA & SCL pin)	N/A	N/A	0	50	ns	

Note. CB = total capacitance of 1 bus line.




Fig. 15 Data input timing

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **ABSOLUTE MAXIMUM RATINGS** (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	-0.3 to +6.0	V
Vı	Input voltage		Vss -0.3 ≤ Vı ≤ VDD +0.3	V
Vo	Output voltage		Vss ≤ Vo ≤ Vdd	V
Pd	Power dissipation	Ta = +25°C	+300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

#### RECOMMENDED OPERATING CONDITIONS (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter			Limits			
Cymbol				Тур.	Max.	Unit	
VDD	Supply voltage			5.0	5.25	V	
	"H" level input voltage	" level input voltage   AC HOR, VERT		Vdd	VDD	V	
VIH	11 level input voltage	SCL, SDA	0.7VDD	Vdd	VDD	V	
14:		AC HOR, VERT	0	0	0.2VDD	V	
VIL	"L" level input voltage	SCL, SDA	0	0	0.3VDD	V	
Fosc	Oscillating frequency for display			_	90.0	MHz	
H.sync	Horizontal synchronous	signal input frequeney	15.0	_	130.0	kHz	

## **ELECTRICAL CHARACTERISTICS** (VDD = 5.00V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter		Test conditions		Unit		
Cymbol	i aiai	meter	rest conditions	Min.	Тур.	Max.	
VDD	Supply voltage		Ta = -20 to +85°C	4.75	5.0	5.25	V
IDD	Supply current		VDD = 5.00V	_	40	60	mA
Vон	(I I) I I I I I	P0 to P7 (Note1)	VDD = 4.75V, IOH = -0.4mA	0.5	_	_	V
VOH	VOH "H" level output voltage	CPOUT	VDD = 4.75V, IOH = -0.05mA	3.5			V
VOL	"I " laval autout valta sa	P0 to P7 (Note2) VDD = 4.75V, IOL = 0.4mA					
VOL	"L" level output voltage	CPOUT	VDD = 4.75V, IOL = 0.05mA	_	_	0.4	V
		SDA	VDD = 4.75V, IOL = 3.0mA				
Rı	Pull-up resistance AC		VDD = 5.00V	10	30	100	kΩ
VTCK	External clock input widtl	h	4.75V ≤ VDD ≤ 5.25V	0.6VDD	_	0.9Vdd	V

Notes 1. The current from the IC must not exceed – 0.4 mA/port at any of the port pins (P0 to P7).



<sup>2.</sup> The current flowing into the IC must not exceed 0.4 mA/port at any of port pins (P0 to P7).

#### NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to  $\overline{AC}$  pin

The internal circuit of M35071-XXXSP/FP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of  $\overline{AC}$  pin is shown in Figure 16.

After supplying the power (VDD and Vss) to M35071-XXXSP/FP and the supply voltage becomes more than  $0.8 \times \text{VDD}$ , it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms.

Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than 0.8 × VDD and keeping 200ms wait time.

(2)Timing of power supplying to VDD1 and VDD2.

Supply power to VDD1 and VDD2 at the same time.




Fig. 16 Timing of power supplying to  $\overline{AC}$  pin

#### PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1 \mu F$ ) directly between the VDD1 pin and Vss1 pin, and the VDD2 pin and Vss2 pin using a heavy wire.

Note for waveform timing of the horizontal signals to the HOR pin Set horizontal synchronous signal edge\* waveform timing to under 5ns and input to HOR pin.


Set only the side which set by  $B/\overline{F}$  register waveform timing under 5ns and input to HOR pin.

 $\ensuremath{^*}$  : Set front porch edge or back porch edge by  $\ensuremath{\mathsf{B}}/\overline{\mathsf{F}}$  register.

#### DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35071-XXXSP/FP mask ROM order confirmation form
- (2) 20P4B mask specification form
- (3) 20P2Q-A mask specification from
- (4) ROM data (EPROM 3 sets)
- (5) Floppy disks containing the character font generating program + character data





#### **MITSUBISHI MICROCOMPUTERS**

## M35071-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## STANDARD ROM TYPE: M35071-002SP/FP

M35071-002SP/FP is a standard ROM type of M35071-XXXSP/FP. The character patterns for 0 page are fixed to the contents of Figure 17 to 20, the character patterns for page 1 are fixed to the contents of Figure 21 and 22.






Fig. 17 M35071-002SP/FP character pattern for page 0 (1)




Fig. 18 M35071-002SP/FP character pattern for page 0 (2)






Fig. 19 M35071-002SP/FP character pattern for page 0 (3)




Fig. 20 M35071-002SP/FP character pattern for page 0 (4)







Fig. 21 M35071-002SP/FP character pattern for page 1 (1)




Fig. 22 M35071-002SP/FP character pattern for page 1 (2)



#### **PACKAGE OUTLINE**





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products. Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  Any diversion or reexport contrary to the export control control part and the control destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## **REVISION DESCRIPTION LIST**

## M35071-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P47 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.2	Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	000829